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With continuing progress in VLSI and ASIC technologies,
digital signal processing (DSP) algorithms have continued
to find great use in increasingly wide application areas. DSP
has gained popularity also in embedded systems although
these systems set challenging constraints for implementa-
tions. Embedded systems contain limited resources, thus em-
bedded DSP systems must balance tradeoﬀs between the re-
quirements on computational power and computational re-
sources. Energy eﬃciency has been important in battery-
powered devices, but nowadays also the limited heat dissi-
pation in small devices calls for low-power consumption.
Successful implementation of DSP applications in embedded
systems requires tailoring, which in turn sets challenges for
design methodologies.
For this special issue, we received 14 submissions and a
collection of seven papers was finally accepted. The special
issue is opened by “Observations on power-eﬃciency trends in
mobile communication devices,” where the authors O. Silve´n
and K. Jyrkka¨ analyze the power consumption in the cur-
rent mobile communication devices. Several bottlenecks in
the current implementation style have been identified, thus
the paper provides a good motivation for the following pa-
pers.
In “The Sandbridge SB3011 platform,” the authors John
Glossner et al. describe a system-on-a-chip (SoC) multipro-
cessor targeted as a software-defined radio platform. The
platform provides solutions to the challenges in future mo-
bile devices given in the previous paper.
“A shared memory module for asynchronous arrays of pro-
cessors” authored byMichael J. Meeuwsen et al. considers also
chip multiprocessors. The presented shared memory module
can be used for interprocess communication or to increase
application performance by parallelizing computation.
In “Implementing a WLAN video terminal using UML
and fully automated design flow” by Petri Kukkala et al., an
automated design flow for multiprocessor SoC is presented.
The flow is based on UML descriptions and the authors
demonstrate their design flow with a design case.
Programming of chip multiprocessor platforms is con-
sidered in “pn: a tool for improved derivation of process net-
works” by Sven Verdoolaege et al. The paper discusses con-
version of sequential programs to process networks allowing
optimization of communication channels and buﬀers.
In “A SystemC-based design methodology for digital signal
processing systems,” the authors Christian Haubelt et al. de-
scribe a design flow for SoC designs containing automatic
design space exploration, performance evaluation, and auto-
matic platform-based system generation. The design flow is
based on SystemC descriptions and the presented tools can
automatically detect the underlying model of computation.
Application-specific implementations are often used
to speedup certain DSP tasks in embedded systems. In
“Priority-based heading one detector in H.264/AVC decoding,”
the authors Ke Xu et al. consider such implementations to
speed up video decoding applications. The authors present
a low-power decoder implementation for context-adaptive
variable length coding defined in H.264 standard.
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